SUBJECT CODE NO:- P-142 FACULTY OF ENGINEERING AND TECHNOLOGY S.E.(CSE/IT) Examination May/June 2017 Digital Electronics (Revised)

[IIme	:InreeHo	oursj	[Max.Marks:80	
		Please check whether you have	e got the right question paper.	
N.B		i) Q.No.1 and Q.No.6 are compulsory.		200,000 VX VX VX VX
		ii) Attempt any two questions from Q.2	to Q.5 and two question from Q.7 to Q.10	
		Secti	on A	
Q.1	Solve	any two question (each for 2 marks)		10
	a)	What is along signal?		
	b)	What is dints care condition?		
	c)	Draw 3 variable k-map		
	d)	Draw symbol for x-or gate		
	e)	Give truth table of or gate		
	f)	What is PAL and PLA	222 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
	g)	Define prime implicant terms		
	h)	What is decoder	4 4 4 9 8 4 6 6 6 6 9 6 6 6 6 6 6 6 6 6 6 6 6 6 6	
Q.2	a)	Explain logic gates in detail		07
	b)	Minimize following expression using k-map a	and realize the same using NAND gate only	08
		Y (A, BCD) = $=\sum m(1, 4, 5, 6, 9, 12, 13, 14,) + \sum d(8,10,11)$		
Q.3	a)	Draw and explain 10 bit even parity generate		07
	b)	b) Minimize following logic expression using quine mc- cluskey method		
	F(A, B, C, D) = $\sum m (0,1,2,3,5,7,8,9,11,14)$			
Q.4	a)	Design 32:1 MUX using 8:1 MUX	A CONTRACTOR OF THE PROPERTY O	07
	b) ₅	Explain characteristics of digital ICs		08
Q.5	a)	Realize following using 4 to 16 line decoder		08
	A PO		(0,3,5,6,10,11,12)	
	STORY N		(1, 2, 7, 13, 14, 15)	
ć	V V 35 25		(2, 6, 10, 12, 13, 14)	
	(b)	Compare combinational logic ckt with seque	ntial logic ckt .	07
500 G		Sec	tion B	
Q.6	Solve a	ny five question (each for marks 2)		10
	(a)	Draw 4 bit PIPO shift register		
	(b)	Draw logic symbol of D flip – flop		
	(c)	Enlist types of shift register		
	d)	What are the applications of DAC?		
	e)	How many flip - flops are needed to design I	MOD 9 counter ?	
	\$ \f)	Give truth table of T flip – flop		
	g)	What us ring counter?		
	3 5 h)	What are the types of ADC?		

Q.7	a)	draw and explain Johnson Ring counter	07
	b)	Explain implementation of 3 bit R-2R binary ladder .	- 08
Q.8	a)	Explain single slop ADC	07
	b)	Design 4 bit synchronous counter using D type flf	08
Q.9	a)	Convent S-R flf to D type flf and convent T f f to D type f f	08
	b)	Draw and explain SISO right shift register	07
Q.10	a)	Design 3 bit parallel comparator ADC	07
	b)	Explain UP- down counter	08