

[Total No. of Printed Pages:4]

**CODE NO:- Z-134**

**FACULTY OF ENGINEERING**  
**T.E (EEP/EE/EEE) - Year Examination June– 2015**  
**Microprocessor and Interfacing**  
**(Revised)**

[Time: Three Hours]

[Max. Marks: 80]

“Please check whether you have got the right question paper.”

- i) Question No.1 and Question No 6 are compulsory
- ii) Attempt any two questions from remaining questions from each section.
- iii) Assume suitable data if necessary

**SECTION A**

- Q.1 Solve any five 10
- a) List various instructions that can be used to clear accumulator in 8085
  - b) What is need of ALE signal in 8085
  - c) Why multiplexing is done in 8085
  - d) What is DMA
  - e) Why address bus is unidirectional
  - f) What is function of NOP instruction
  - g) Define machine cycle
  - h) What are flags?
- Q.2 a) Draw internal architecture of 8085 microprocessor and explain function of each block in brief 08  
b) Enlist data transfer instructions of 8085 & explain any four in detail 07
- Q.3 a) Write a program to add ten data bytes. Data is stored in memory location starting from C200H. The result is 8 bit only. store the result at C300H location 08  
b) What are subroutines? Explain (ALL & RET instructions) 07
- Q.4 a) Explain addressing modes of 8085 08  
b) Explain SIM & RIM instructions of 8085 07
- Q.5 Write short notes on (any three) 15
- 1) Flag register of 8085
  - 2) Measurement of frequency using 8085
  - 3) MP based protective Relays
  - 4) Interrupts of 8085

**SECTION B**

- Q.6 Solve any five 10
- a) What is purpose of 8255 PPI?
  - b) Define instruction cycle
  - c) Explain DAA instruction
  - d) Explain XCH<sub>4</sub> instruction
  - e) What happens when IN instruction executed
  - f) What is difference in ADC & DAC?
  - g) What is function of interrupt request register in 8259?
  - h) What is I/O map I/O mode

- Q.7 a) Draw the interfacing diagram to interface 8 LED's to 8085 thro<sup>1</sup> port A & port B of 8255 & write ALP such than when P<sub>A</sub>LED's are ON P<sub>B</sub> LED's are OFF and vice versa 08  
 b) Explain block diagram of 8253 PIT 07
- Q.8 a) An 8253 is connected to 1MHZ clock, it is used to generate a square signal of 1 KHz. frequency. Give the interfacing circuit & the program to achieve in an 8085 based up system. Assume the addresses of counters & control register as 40H, 41H, 42H & 43H respectively 08  
 b) Draw the interfacing diagram of stepper motor with 8085 using 8255. Write ALP to rotate it in clockwise direction. Assume delay subroutine is available at "DELAY" 07
- Q.9 a) Explain in detail cascaded PIC system of 8259 07  
 b) Explain block diagram of 8279 in detail 08
- Q.10 Solve any three 15
1. Specifications of ADC & DAC
  2. Block diagram of 8255
  3. 8251 USART
  4. DC motor speed control

‘Appendix A’

1. Programmable communication interface 8251 A:

i) A synchronous mode format :

S <sub>2</sub>	S <sub>1</sub>	EP	PEN	L <sub>2</sub>	L <sub>1</sub>	B <sub>2</sub>	B <sub>1</sub>
----------------	----------------	----	-----	----------------	----------------	----------------	----------------

ii) synchronous mode format :

SCS	ESD	EP	PEN	L <sub>2</sub>	L <sub>1</sub>	0	0
-----	-----	----	-----	----------------	----------------	---	---

iii) command instruction :

EH	IR	RTS	ER	SBRK	RXE	DTR	TXEN
----	----	-----	----	------	-----	-----	------

iv) status read :

DSR	SYN/ BRK	FE	OE	PE	TX EMPT	TX RDY	TX RDY
-----	-------------	----	----	----	------------	-----------	-----------

2. Programmable interval timer 8253 :

i) Control work format :

SC <sub>1</sub>	SC <sub>0</sub>	RL <sub>1</sub>	RL <sub>0</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	BCD
-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	-----

ii) Mode reg. for latching count :

SC <sub>1</sub>	SC <sub>0</sub>	0	0	x	x	x	x
-----------------	-----------------	---	---	---	---	---	---

3. Programmable peripheral interface 8255 :

i) Mode definition :

MSF	MS <sub>2</sub>	MS <sub>1</sub>	P <sub>A</sub>	P <sub>CU</sub>	MS	P <sub>B</sub>	P <sub>CL</sub>
-----	-----------------	-----------------	----------------	-----------------	----	----------------	-----------------

ii) Bit set reset format :

BSR	x	x	x	BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>	BS/R
F							

iii) Mode 1 – input status :

I/O	I/O	IBF	INTE	INTR	INTE	IBF	INTR
A	A	A	A	B	B	B	B

iv) Mode 1 – output status :

OBF	INTE	I/O	I/O	INTR	INTE	OBF	INTR
A	A			A	B	B	B

v) Mode 2 status :

OBF	INTE	IBF	INTE	INTR	x	x	x
A	A	A	2	A			

#### 4. Programmable DMA controller 8257 :

i) Mode set register :

EAL	ETCS	EEW	ERP	ECH3	ECH2	ECH1	ECH0
-----	------	-----	-----	------	------	------	------

ii) Count register :

R/W/V	RWV	D <sub>13</sub>	D <sub>12</sub>	....	....	D <sub>1</sub>	D <sub>0</sub>
1	0						

iii) status register :

0	0	0	UF	TCS <sub>3</sub>	TCS <sub>2</sub>	TCS <sub>1</sub>	TCS <sub>0</sub>
---	---	---	----	------------------	------------------	------------------	------------------

#### 5. Programmable interrupt controller 8259 :

i) ICW<sub>1</sub> :

A <sub>2</sub>	A <sub>6</sub>	A <sub>5</sub>	1	LT1	AD1	BMG <sub>2</sub>	ICW4
----------------	----------------	----------------	---	-----	-----	------------------	------

ii) ICW<sub>2</sub> :

A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>0</sub>	A <sub>0</sub>
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------

iii) ICW<sub>8</sub>(Slave) :

0	0	0	0	0	ID <sub>2</sub>	ID <sub>1</sub>	ID <sub>0</sub>
---	---	---	---	---	-----------------	-----------------	-----------------

iv) ICW<sub>3</sub> (Master) :

S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

v) ICW<sub>4</sub> :

0	0	0	SFN	BUF	M/S	AEO <sub>1</sub>	MPM
---	---	---	-----	-----	-----	------------------	-----

vi) OCW<sub>1</sub> :

M <sub>7</sub>	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

vii) OCW<sub>2</sub>:

R	SL	EOI	0	0	L <sub>2</sub>	L <sub>1</sub>	L <sub>0</sub>
---	----	-----	---	---	----------------	----------------	----------------

viii) OCW<sub>3</sub>:

0	ESM M	SMM	0	1	P	RR	RIS
---	----------	-----	---	---	---	----	-----

6. Programmable KBD/Display controller 8279 :

i) KBD/Display mode set :

0	0	0	D	D	K	K	K
---	---	---	---	---	---	---	---

ii) program clock :

0	0	1	P	P	P	P	P
---	---	---	---	---	---	---	---

iii) read FIFO/Sensor RAM :

0	1	0	A <sub>1</sub>	X	A	A	A
---	---	---	----------------	---	---	---	---

iv) Read Display RAM :

0	1	1	A <sub>1</sub>	A	A	A	A
---	---	---	----------------	---	---	---	---

v) Write Display RAM :

1	0	0	A <sub>1</sub>	A	A	A	A
---	---	---	----------------	---	---	---	---

vi) Display write inhibit/Blanking :

1	0	1	X	IW A	IW B	BL A	BL B
---	---	---	---	---------	---------	---------	---------

vii) Clear :

1	1	0	C <sub>D</sub>	C <sub>D</sub>	C <sub>D</sub>	C <sub>F</sub>	C <sub>A</sub>
---	---	---	----------------	----------------	----------------	----------------	----------------

viii) End Interrupt/Error mode set :

1	1	1	E	x	x	x	x
---	---	---	---	---	---	---	---

ix) Scanned KBD data format for key code :

CNTL	SHFT	SC <sub>2</sub>	SC <sub>1</sub>	SC <sub>0</sub>	RL <sub>2</sub>	RL <sub>1</sub>	RL <sub>0</sub>
------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

x) Sensor matrix data format for key code (switch) :

RL <sub>7</sub>	RL <sub>6</sub>	RL <sub>5</sub>	RL <sub>4</sub>	RL <sub>3</sub>	RL <sub>2</sub>	RL <sub>1</sub>	RL <sub>0</sub>
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------